Resource-agnostic programming for many-core microgrids

Authors
Publication date 2010
Host editors
  • M. Forsell
  • J.L. Träff
Book title (Hand-out) proceedings of the 4th Workshop on Highly Parallel Processing on a Chip (HPPC 2010), Ischia, Naples, Italy
Event 4th Workshop on Highly Parallel Processing on a Chip (HPPC 2010), Ischia, Naples, Italy
Pages (from-to) 28-37
Organisations
  • Faculty of Science (FNWI) - Informatics Institute (IVI)
Abstract
Many-core architectures are a commercial reality, but programming them efficiently is still a challenge, especially if the mix is heterogeneous. Here granularity must be addressed, i.e. when to make use of concurrency resources and when not to. We have designed a data-driven, fine-grained concurrent execution model (SVP) that captures concurrency in a resource-agnostic way. Our approach separates the concern of describing a concurrent computation from its mapping and scheduling. We have implemented this model as a novel many-core architecture programmed with a language called µTC. In this paper we demonstrate how we achieve our goal of resource-agnostic programming on this target, where heterogeneity is exposed as arbitrarily sized clusters of cores.
Document type Conference contribution
Language English
Published at http://www.par.univie.ac.at/workshop/hppc/HPPC10-Preproc.pdf
Permalink to this page
Back